Image Map Image Map
Page 1 of 37 1234511 ... LastLast
Results 1 to 10 of 368

Thread: Cheapo IDE interface for Model 4p running MM CP/M

  1. #1

    Default Cheapo IDE interface for Model 4p running MM CP/M

    I finally finished the ide interface for my model 4p. The interface will support ide drives as well as CF. It basically is made out of 3 ls logic chips, some resistors and a few connectors. Here are the pictures.

    trs803.jpgtrs802.jpgtrs801.jpg

    Matt

  2. #2
    Join Date
    Jun 2009
    Location
    Placitas, NM
    Posts
    143

    Default

    This is very interesting! Did you find the circuit on the web or design it yourself?

    What software trickery did you have to use to get it to recognize the HD on your 4P?

  3. #3

    Default

    Yes, I found the circuit on the web and then made a few design changes to get it to work. I ended up writing two programs, An IDE Driver and a loader for the driver. The loader copies the driver into free memory past the cp/m bios and fcbs then re-writes the ramdrive sector read/write vector to point at the new driver. The loader also updates the DPB (disk parameter block) for the ramdrive to match a 5meg HD.

    I have a turbo Pascal program I wrote to do the formatting and disk/CF analysis.

    Seems to work great.

    Matt

  4. #4
    Join Date
    Jan 2009
    Location
    Palm Springs CA
    Posts
    709
    Blog Entries
    19

    Default

    So... did you leave the original HD configuration area alone?
    Normally a 64k Montezuma configuration does not have adequate room for a driver. Is is a 63k config or smaller?

    I already have a mfm-boot compatible IDE working, but I certainly am curious...

  5. #5

    Default

    There is a little space in a 64k setup to place the driver I wrote. Fa81h-FF00h.

    You can see the version of the CP/M on the screen shot.

    Matt

  6. #6
    Join Date
    Jul 2009
    Location
    Central Florida
    Posts
    3,708

    Default

    Possible to provide schematics, Driver software etc. Looks a lot like the TRS-IDE project. Any info appreciated. Will it run TRS-DOS/LDOS?
    *FrankG*

  7. #7

    Default

    I am not familiar with the TRS-IDE project but its entirely possible the HW design is very similar. I found a schematic on the web that needed minor tweaks to work. The modified interface should run under trs-dos/ldos and there are drivers for it around. I gave up on the trs-dos drivers when I was having issues with the HW and decided to switch to a grass roots approach with MM CP/M. I can try the trs-dos drivers again when I find another ide drive or CompactFlash. I must admit I am more interested in the CP/M aspect. I would add this thing doesn't hold a candle to the HW Emulator Ian developed. Ians thing is really the way to go.

    If someone can tell me an appropriate place for the SW I am happy to upload it. On the schematic it would probably be better if I describe the changes and let someone who is adept at schematic capture do the work.

    Matt

  8. #8
    Join Date
    Jul 2009
    Location
    Central Florida
    Posts
    3,708

    Default

    Is this the basis for it: http://www.qsl.net/zl1wjq/trside1.htm and can you tell me what components were added and where in the schematic. I notice more resistors and a transistor/Regulator? on 1 of the 2 dip header packages. And one header just appears to be just some 1k Resistors probably as pulls ups for the data bus or something? He also has a link to a modified TRSDOS 6 IDE drivers that should work with this. Yeah so f you can show where your components were added/changed would be helpful.
    *FrankG*

  9. #9

    Default

    Frank, the changes are very simple and the good news is that not all the parts on the project board are wired up. The schematic you found is correct. Carefully notice how the author shows connections vs. jump overs. Also the pin numbering on the one I printed out is a little confusing. It's correct but some of the PIN numbers were running together.

    Add 1k pull-ups to all the connected address lines and control lines coming in from the trs-80. I left the data bus as shown, no pull-ups. Parallel up the remaining open inverting buffers on u3b, pins 3 and 4. This will give the output a chance to pull down the 150 ohm resistor within the model 4p on the extiosel line. With just one buffer I noticed the voltage not dropping below the .7 volt threshold for a "low". Paralleling up buffers is not a great idea but it fixes the issue. I also added a 220 ohm pull down to u3b pin 4 (the output of the paralleled up buffers) to help with the biasing. Last items - add a 220 uf low esr electrolytic cap to the 5 volt rail on the project board. Make sure that all the ribbon cable ground lines coming from the model 4p are tied together at the project board and tied to the project board ground.

    Matt
    Last edited by FireBox; June 12th, 2013 at 05:04 PM.

  10. #10
    Join Date
    Jul 2009
    Location
    Central Florida
    Posts
    3,708

    Default

    a couple of questions for clarification. When you say parallel up U3B Pin 3 & 4 what exactly do you mean? I'm a little confused here. One being an input the other an output. And the on pin 4 of U3B added a 220 Ohm pull down guess to ground. Also I do not add a 1k resistor to pin 43 extiosel cause this is tied to pin 4 of U3B correct? Sorry if dumb questions just want clarification.
    Last edited by Chromedome45; June 12th, 2013 at 06:24 PM.
    *FrankG*

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •