• Please review our updated Terms and Rules here

IBM 5160 - Checkpoints in POST

I presume this is your detailed, researched response to reenigne and I talking about the PPI Port A being an output for a period of time? I still find it a curiosity that the original PC doesn't also have such a POST routine.

Also, this might be semantics, but on this page, you state:
"But multiple devices are allowed to decode I/O writes, and so a POST card modified to decode port 0x60 will display the checkpoint codes."...

Well, aren't multiple devices also allowed to decode memory writes with the caveat that bad things are likely- and by that I mean near-certain- to happen during a read :p?
 
I presume this is your detailed, researched response to reenigne and I talking about the PPI Port A being an output for a period of time?
Yes.

Also, this might be semantics, but on this page, you state:
"But multiple devices are allowed to decode I/O writes, and so a POST card modified to decode port 0x60 will display the checkpoint codes."...
Well, aren't multiple devices also allowed to decode memory writes with the caveat that bad things are likely- and by that I mean near-certain- to happen during a read :p?
Yes, semantics, but I see where you are coming from. I certainly would not want to give 'leaners' the impression that it is always valid for multiple devices to decode the same address/es. I will revise the sentence down to, "A POST card modified to decode port 0x60 will display the checkpoint codes."
 
Back
Top